Design and Analysis of a Fully-Distributed Parallel Packet Switch with Buffered Demultiplexers

نویسندگان

  • Ali Asghar Khodaparast
  • Siavash Khorsandi
چکیده

A Parallel Packet Switch (PPS) is a multistage switch aimed at building a very high-speed switch using much slower devices. A PPS in general has three stages. Several packet switches are placed in the central stage, which operate slower than the external line’s rate. Incoming packets are spread over the center-stage switches by demultiplexers at the input stage. Packets destined to each output port need to be collected and reordered if necessary at the output stage. The initial proposed architecture for the PPS was based on a centralized mechanism with high complexity to distribute incoming packets over the center-stage switches [1]. To reduce the complexity, a distributed algorithm has been proposed in [2] that performs the packet distribution at each demultiplexer independently. The algorithmic complexity of this scheme is in the order of 2 K that poses a scalability problem at high speeds as K grows, where K is the number of center-stage switches. In addition, each demultiplexer requires a high-speed buffer at the external line’s rate. In this paper, we have proposed a fully distributed algorithm (at each input line level) with minimal complexity of O(1). Besides demultiplexer buffer in the proposed architecture operates at the low internal link rate. We show that the performance of our architecture is comparable to that of [2]. In particular, we prove that it is stable without any speedup, that is, a bounded delay is guaranteed. The resulting PPS architecture is more simple and implementable. Keyword: system design, parallel packet switch, load balancing, synchronization, multistage switch

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fully Distributed Modeling, Analysis and Simulation of an Improved Non-Uniform Traveling Wave Structure

Modeling and simulation of communication circuits at high frequency are important challenges ahead in the design and construction of these circuits. Knowing the fact that the lumped element model is not valid at high frequency, distributed analysis is presented based on active and passive transmission lines theory. In this paper, a lossy transmission line model of traveling wave switch (TWSW) i...

متن کامل

Design of Arrayed Waveguide Grating based Optical Switch for High Speed Optical Networks

This paper demonstrates the design of an Arrayed Waveguide Gratings (AWG) based optical switch. In the design both physical and network layer analysis is performed. The physical layer power and noise analysis is done to obtain Bit Error Rate (BER). This has been found that at the higher bit rates, BER is not affected with number of buffer modules. Network layer analysis is done to obtain perfor...

متن کامل

Stability analysis of a parallel packet switch with bufferless input demultiplexers

A class of packet switching systems with inverse multiplexing of switched connections and/or flows (the SCIMUX architecture) has been recently proposed. Such systems open the possibility to use the readily available switch fabrics and port cards in order to build fullyfunctional packet switches, operating at rates much higher than those of their own components taken in isolation. While a compre...

متن کامل

Queueing analysis of buffered switching networks

This paper provides a method for analyzing the queueing behavior of switching net works constructed from switches that employ shared bu ering or parallel bypass input bu er ing It extends the queueing models rst intro duced by Jenq and later generalized by Szyman ski and Shaikh to handle these classes of networks Our analysis explicitly models the state of an en tire switch and infers informati...

متن کامل

Three-Stage Clos-Network Switch Architecture with Buffered Center Stage for Multi-Class Traffic

Memory-space-memory (MSM) arrangement is a popular architecture to implement three-stage Clos-network switches with distributed arbitration. The scalability of this architecture, however, is limited by the round-trip communication delay between the first and the second stages. Moreover, virtual output queue (VOQ) does not completely remove the blocking in the buffered modules under multi-class ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006